- Explain Launch-off-Capture.
- What are the Hardware modifications? (Hint: Scan Enable.)
- Explain Launch-on-Shift.
- Compare Launch-off-Capture Versus Launch-on-Shift in terms of Test Generation.
- Compare Launch-off-Capture Versus Launch-on-Shift in terms of Methodology (How you pulse ? etc..).
- Power Issues in Testing:
- Why do we need to worry about power in Testing
- Explain Short, Dynamic and Leakage power dissipation in CMOS.
- Capture Power (Why is it happening? What does it affects ? Methods to control it. Limitations)
- Shift Power (Why is it happening? What does it affects ? Methods to control it. Limitations)
- Compare Transition delay model Versus Path Delay Model.
- Given a circuit generate the pattern for both delay models.
- Why Path delay model is used when we have Transition delay model ?
- If you are to advise the test engineer which delay model do you prefer and why ?
- Advantages and Dis Adv of Path delay model.
- Hold time violation Versus Setup time Violation.
- Given a circuit identify Hold/Setup time violation
- How do you fix the Hold/Setup time violation
- Explain Test Cost ?
- JTAG Basics (TAP Controller, Inputs, 16 States etc...).
- Memory Testing Basics (Main components and how they interact)
- How do you perform Binary Search in Scan chain? ( Diagnostics ) Different methods ?
Tuesday, December 7, 2010
Frequently Asked DFT Interview Questions
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment